


## BANK CONFLICT DETERMINATION

Reid J. Riedlinger et al

10971429-1

1/6

FIG. 1  
(PRIOR ART)


## BANK CONFLICT DETERMINATION

Reid J. Riedlinger et al


10971429-1

2/6

*FIG. 2A*  
(PRIOR ART)




*FIG. 2B*  
(PRIOR ART)



300

*FIG. 3*





## BANK CONFLICT DETERMINATION

Reid J. Riedlinger et al

10971429-1

3/6



Timing diagram for the 74181 ALU showing clock signals and data inputs L1 through L7 over 7 clock cycles. The diagram shows a sequence of clock pulses, with data inputs L1-L7 being active during specific clock cycles. L1 is active in cycles 1-3, L2 in 2-4, L3 in 3-5, L4 in 4-6, L5 in 5-7, L6 in 6-7, and L7 in 7. The data values for each input are: L1: ACDE, BF, GH; L2: BF, GH, AC, DE; L3: IJ, KL, BF, GH, AC, DE; L4: BF, GH, AC, DE, IJ, KL; L5: RS, TU, NQ, PQ, IJ, KL, BF, GH, AC, DE; L6: MV, WX, RS, TU, NQ, PQ, IJ, KL, BF, GH, AC, DE; L7: Y, ..., MV, WX, RS, TU, NQ, PQ, IJ, KL, BF, GH, AC, DE.

The diagram illustrates a data path for a cache controller, divided into two main sections by a vertical dashed line. The left section, labeled LIN at the bottom, contains logic for resource generation and validation. The right section, labeled L1A at the bottom, contains logic for finding a word in a set and issuing it.

**Left Section (LIN):**

- 502 MY ARB GENERATION:** Receives **BANK CONFLICTS RESOURCE OVERSUBSCRIPTIONS ETC** and outputs to **506** and **504**.
- 506:** An AND gate that takes inputs from **502** and **VALID NEEDL2**. Its output goes to **508**.
- 504:** An AND gate that takes inputs from **502** and **VALID NEEDL2**. Its output goes to **512**.


**Right Section (L1A):**

- 508 FIND FOUR IN THIRTY-TWO:** Receives **ISSUE WORDLINES** from **506** and outputs **ADDRESS AND CONTROL INFORMATION** to **510**.
- 510 READ PAYLOAD:** Receives **ADDRESS AND CONTROL INFORMATION** and outputs **ISSUED BIT** to **514**.
- 512:** An AND gate that takes inputs from **504** and **ENTRY ISSUED?**. Its output goes to **514**.
- 514:** A D flip-flop that takes inputs from **510** (D), **512** (S), and **510** (Q). It outputs **ISSUED BIT** to **514**.

**Labels and Connections:**

- ISSUE WORDLINES:** A bus connecting **506** to **508**.
- ENTRY ISSUED?:** A signal line connecting **512** to **514**.
- ISSUED BIT:** A signal line connecting **510** to **514**.
- VALID NEEDL2:** An input signal to **504** and **506**.
- ADDRESS AND CONTROL INFORMATION:** An output signal from **508**.
- BYPASSED ISSUED BIT:** A signal line connecting **514** to **512**.

FIG. 7A



## BANK CONFLICT DETERMINATION

Reid J. Riedlinger et al

10971429-1

6/6

